A VDD independent temperature sensor circuit with scaled CMOS process
نویسندگان
چکیده
منابع مشابه
A 346 µm 2 VCO-Based, Reference-Free, Self-Timed Sensor Interface for Cubic-Millimeter Sensor Nodes in 28 nm CMOS
We present a 346 μm2 reference-free, asynchronous VCO-based sensor interface circuit demonstrated in 28 nm LP bulk CMOS. This design is specifically for sensor node interfaces which do not have the power or volume available for the high accuracy current sources, voltage sources, or low jitter timing references needed for traditional ADCs. By using a straightforward VCO design, it achieves wide ...
متن کاملA VDD and Temperature Independent CMOS Voltage Reference Circuit
A pure CMOS threshold voltage reference (VTR) circuit achieves temperature(T) coefficient of 5 μV/°C (T=-60~+100 °C) and supply voltage(VDD) sensitivity of 0.1 mV/V (VDD=3~5 V). The combination of subthreshold current characteristics and different operating modes in n-MOSFETs provides a small voltage and temperature dependence. A feedback scheme from the reference output to gates of n-MOSFETs n...
متن کاملSub-1-V-Output CMOS bandgap reference circuit with small area and low power consumption
In this paper, a new low-VDD CMOS bandgap reference circuit with small layout area and low power consumption is proposed. The proposed circuit delivering its output voltage below 1V has its Proportional-To-Absolute-Temperature (PTAT) term compensated by the Complementary-proportional-To-AbsoluteTemperature (CTAT) voltage thereby suppressing a change in its output voltage regardless of temperatu...
متن کاملDesign and test challenges in Nano-scale analog and mixed CMOS technology
The continuous increase of integration densities in Complementary Metal–Oxide–Semiconductor (CMOS) technology has driven the rapid growth of very large scale integrated (VLSI) circuit for today's high-tech electronics industries from consumer products to telecommunications and computers. As CMOS technologies are scaled down into the nanometer range, analog and mixed integrated circuit (IC) desi...
متن کاملDesign of 2×VDD-Tolerant Power-Rail ESD Clamp Circuit With Consideration of Gate Leakage Current in 65-nm CMOS Technology
A low-leakage 2×VDD-tolerant power-rail electrostatic discharge (ESD) clamp circuit composed of the siliconcontrolled rectifier (SCR) device and new ESD detection circuit, realized with only thin-oxide 1× VDD devices, has been proposed with consideration of gate leakage current. By reducing the voltage across the gate oxides of the devices in the ESD detection circuit, the whole power-rail ESD ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2009